
Connector to SDRAM Bit Mapping
Fine Offset for Minimum CAS to CAS Delay Time
(tCCD_Lmin), same bank group
Fine Offset for Minimum Activate to Activate Delay
Time (tRRD_Lmin), same bank group
Fine Offset for Minimum Activate to Activate Delay
Time (tRRD_Smin), different bank group
Fine Offset for Minimum Active to Active/Refresh
Delay Time (tRCmin)
Fine Offset for Minimum Row Precharge Delay Time
(tRPmin)
Fine Offset for Minimum RAS to CAS Delay Time
(tRCDmin)
Fine Offset for Minimum CAS Latency Time (tAAmin)
Fine Offset for SDRAM Maximum Cycle Time
(tCKAVGmax)
Fine Offset for SDRAM Minimum Cycle Time
(tCKAVGmin)
Raw Card Extension, Module Nominal Height
RDIMM Thermal Heat Spreader Solution
Register Manufacturer ID Code
Address Mapping from Register to DRAM
Register Output Drive Strength for Control
Moderate Drive:
Chip select, ODT, CKE
Strong Drive:
Command/Address
Register Output Drive Strength for CK
Cyclical Redundancy Code (CRC)
Module Manufacturer ID Code
Module Manufacturing Location
Module Manufacturing Date
DRAM Manufacturer ID Code
Manufacturer Specific Data
Comentários a estes Manuais